

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

F

480829

PRODUCTION RELEASED

08/10/07

?

PAGE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

CONTENTS

TITLE PAGE AND CONTENTS

SYSTEM BLOCK DIAGRAM

POWER BLOCK DIAGRAM

PCB NOTES AND HOLES

MPC7447A MAXBUS INTERFACE

MPC7447A DATA/NC PINS/BOOTBANGER

CPU PLL AND CONFIGURATION STRAPS

INTREPID MAXBUS AND BOOT STRAPS

INTREPID MEMORY INTERFACE/BOOTROM

DDR MEMORY MUXES

400PIN STACKED DDR SODIMM CONNECTOR

INTREPID AGP 4X/PCI

INTREPID ENET/FW/UATA/EIDE INTERFACES

INTREPID GPIOs/SERIAL/USB INTERFACES/SSCG

INTREPID POWER RAILS/1.5V LDO

INTREPID DECOUPLING

USB 2.0 INTERFACE (uPD720101)

CARDBUS INTERFACE (PCI1510)

M11 AGP INTERFACE & SPREAD SPECTRUM

EXTERNAL TMDS (DUAL TMDS - SIL178)

M11 LVDS/TMDS/GPIO & GPU VCORE

M11 POWER

PAGE

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43-46

CONTENTS

VIDEO CONNECTORS - INVERTER,DVI, LVDS,S-VIDEO

SPIDEY,PWR BUTTON,ALS

MMM & BATTERY CURRENT SENSE CIRCUIT

INTERNAL CONNECTORS-AIRPORT,HDD,ODD

FAN CONTROLLER,SW MODEM,SERIAL DEBUG SOUND/LEFT USB/BLEETOOTH

GIGABIT ETHERNET INTERFACE

FIREWIRE PHY

FIREWIRE PORTS

PMU

BATTERY CHARGER AND CONNECTOR

PBUS SUPPLY,PMU SUPPLY,SUPERCAP ,BACKUP BATTERY

3.3V/5V SYSTEM POWER SUPPLY

CPU CORE VOLTAGE POWER SUPPLY

1.5V/1.8V/2.5V SYS. POWER SUPPLIES

SIGNAL CONSTRAINTS(PG1)-DDR MEM/CLK

SIGNAL CONSTRAINTS(PG2)-CPU

SIGNAL CONSTRAINTS(PG3)-DIGITAL/DIFF

SIGNAL CONSTRAINTS(PG4)-POWER NETS

FUNCTIONAL TESTPOINTS

REVISION HISTORY

SCHEMATIC CREF AND NETLIST REPORTS

SCHEM,MLB,PB15"

08/25/2005

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EMI
GPU_SS	EXT_TMDS (BETTER/BEST)
VGA_BUFFER_RES	INT_TMDS (BEST128)
MMM	SUPERCAP
INT_TMDS (BETTER/BEST)	ADT7460
EXT_TMDS (BEST128)	
BACKUP_BATT	
ADT7467	

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6680

1

SCHEM,MLB,PB15

SCH1

820-1679

1

PCBF,MLB,PB15

PCB1

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:U3Z

LABEL_BST128

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:U40

LABEL_BST64

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:U41

LABEL_BTR

DIMENSIONS ARE IN MILLIMETERS

XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

MATERIAL/FINISH NOTED AS APPLICABLE

DESIGN CK

MFG APPD

DESIGNER

SCALE

SIZE

NONE

D

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB15

DRAWING NUMBER

051-6680

REV.

F

SHT

1

OF

46

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 10
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA

1	SIGNAL (1/2 OZ + COPPER PLATING)	
2	PREPREG (3 MIL)	SIGNAL (1/2 OZ)
3	PREPREG (3 MIL)	GROUND (1/2 OZ)
4	CORE (3 MIL)	SIGNAL (1/2 OZ)
5	PREPREG (5 MIL)	CUT POWER PLANE (1 OZ)
6	CORE (5 MIL)	CUT POWER PLANE (1 OZ)
7	PREPREG (5 MIL)	SIGNAL (1/2 OZ)
8	CORE (3 MIL)	GROUND (1/2 OZ)
9	PREPREG (3 MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3 MIL)	SIGNAL (1/2 OZ + COPPER PLATING)

BOARD HOLES
CHASSIS MOUNTS



GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6680	REV.	F
SCALE	NONE	SHT	4	OF	46





SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	D	DRAWING NUMBER	051-6680	REV.	F
SCALE	NONE	SHT	10	OF	46




AGP PULL-UPS/PULL DOWNS




AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)



SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE



PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V_MAIN
BECAUSE THIS CHIP IS POWERED DURING SLEEP

INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE	SHT		OF
	NONE		12 46




USB PORT ASSIGNMENTS




PORT A B C D/UNUSED



PORT E/BLEETOOTH



PORT F/TRACKPAD



INT - USB/GPIOS/I2S


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19750090	1	XTAL, CER, LOW PROF, 18.432MHZ, 8X4.5MM, SMD	Y2	CRITICAL	?

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H





Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE		SHT	OF
NONE		16	46



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL, CER, 16 MHZ, 30.000MHZ, 8X4.5MM, SMD	Y1	CRITICAL	?

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE	NONE		SHT
	17		OF 46



PCI1510 PULL-UPS

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR

CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6680 F

SCALE NONE SHT OF 18 46



PLACE NEAR M11

SPREAD SPECTRUM SUPPORT
S0=1;S1=M => -1.5% DOWN-SPREAD


27M OSC

M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE	SHT		OF
	19		46



INT/EXT TMDs D<0:2> TERMINATION

ATI INTERNAL TMDs
SERIES TERMINATION

SILICON IMAGE TMDs
SERIES TERMINATION


EXT TMDs D<3:5> TERMINATION


INT/EXT TMDs

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11487501	2	RES, MF, 1/16W, 75 OHM, 1%, 0402, SMD	R374, R377		EXT_TMDs
11488251	6	RES, MF, 1/16W, 82.5 OHM, 1%, 0402, SMD	R340, R350, R355, R362, R367, R369		EXT_TMDs





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CP128, GRAPHIC CTRL, 667MBA, HYPERX GC	U47	CRITICAL	ATI_128MB
338S0207	1	IC, ATI, M11-CP64, GRAPHIC CTRL, 667MBA, HYPERX MEM	U47	CRITICAL	ATI_64MB

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6680	REV.	F
SCALE	NONE	SHT	22	OF	46


LMU/RIGHT SENSOR CONNECTOR




SLEEP LED




KEYBOARD PULLUPS




LEFT LIGHT SENSOR CONNECTOR



USB Trackpad Connector



DEBUG HELPERS



KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


PLACE SERIES R CLOSE TO INTERPID

EIDE SERIES TERMINATION


PLACE TERMINATORS NEAR INTREPID




OPTICAL DRIVE INTERFACE (EIDE)



PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	F
SCALE	SHT	OF
NONE	26	46

LEFT I/O & AUDIO BOARD (LIO)

RIGHT USB BOARD

SOFT MODEM CONN

SERIAL DEBUG INTERFACE

FAN INTERFACE
FAN CONTROLLER

CPU FAN

GPU FAN

FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	F
SCALE	SHT	OF
NONE	27	46

D

D

C


C

B

B

A

A



DSx Strap Options
0 = Bilingual port
1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Siward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY





THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PORT POWER SWITCH



FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





12.8V PBUS SUPPLY

PMU SUPPLY

BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES,MP,1/16W,357K OHM,1%,0402,SMD	R604	?	SUPERCAP

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE		SHT	OF
NONE		33	46

3.3V/5V MAIN SUPPLY



3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6680	F
SCALE	SHT	OF
NONE	34	46



VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)


+5V_MAIN



1.300V->0.975V
1.50GHZ
1.200V->0.975V
1.67GHZ
1.300V->0.975V
(1.26VCORE)

(VALUE WITHOUT OFFSET)


+3V_MAIN



VCORE_VID<1>
VCORE_VID<2>
VCORE_VID<3>
VCORE_VID<4>

Keep trace fat (40-100 mils) and short!!

+5V_MAIN



Keep trace fat and short!!

Keep trace fat and short!!

(VCORE=1.385V for EVTB)

OUTPUT VOLTAGE


V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1
If all pull-ups are >=100K and all pull-downs are <=1K, v = vA. B

Fmax Test Connections



VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	F
SCALE	SHT	OF
NONE	35	46

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,V CASE,SMD	C51,C52,C77,C78,C91,C92,C111	CRITICAL	
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L71	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S2493	1	RES,MP,1/16W,2.49K OHM,1%,0402,SMD	R93	?	CPU_BTR_VCORE12
114S4023	1	RES,MP,1/16W,4.02K OHM,1%,0402,SMD	R97	?	CPU_BTR_VCORE12
116S1000	1	RES,MP,1/16W,0 OHM,5%,0402,SMD	R93	?	CPU_BST_VCORE126
114S1503	1	RES,MP,1/16W,1.5K OHM,1%,0402,SMD	R97	?	CPU_BST_VCORE126
114S2433	1	RES,MP,1/16W,2.43K OHM,1%,0402,SMD	R93	?	CPU_BST_VCORE13
114S4023	1	RES,MP,1/16W,4.02K OHM,1%,0402,SMD	R97	?	CPU_BST_VCORE13
114S2003	1	RES,MP,1/16W,2K OHM,1%,0402,SMD	R93	?	CPU_BTR_VCORE122
114S6043	1	RES,MP,1/16W,6.04K OHM,1%,0402,SMD	R97	?	CPU_BTR_VCORE122

[illegible]

8		7		6		5		4		3		2		1	
DIGITAL SIGNALS	GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PW_TEST	PULSE_PARAMS						
	MAXBUS	CPU_AACK_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ 5 8						
		CPU_ARTRY_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_BG_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_BR_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_CI_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ 6 8						
		CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ 6 8						
		CPU_DBG_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_DTI<0..2>	L:S:1500:2950	7		(250)			5 8						
		CPU_DRDY_L	L:S:1500 MIL:3200	MIL ₇		(250)			5 8						
		CPU_GBL_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_HIT_L	L:S:1500 MIL:2800	MIL ₇		(250)			5 8						
		CPU_QACK_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_OREQ_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TA_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TBST_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TEA_L	L:S:1500 MIL:3000	MIL ₇		(250)			5 8						
		CPU_TS_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			5 8						
		CPU_TT<0..4>	L:S:1500:3400	7		(250)			5 8						
		CPU_WT_L	L:S:1500 MIL:3100	MIL ₇		(250)			5 8						

8

7

6

5

4

3

2

1

Digital Signals (cont'd)

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM		
AGP	AGP AD<15..0>	L:S:1050:1450	7					66 MHz	12 19	
	AGP CBE<1..0>	L:S:1050:1450	7					66 MHz	12 19	
	AGP AD STB<0>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19	
	AGP AD STB L<0>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19	
	AGP AD<31..16>	L:S:1050:1450	7					66 MHz	12 19	
	AGP CBE<3..2>	L:S:1050:1450	7					66 MHz	12 19	
	AGP AD STB<1>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19	
	AGP AD STB L<1>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19	
	AGP SBA<7..0>	L:S:1050:1450	7					66 MHz	12 19	
	AGP SB STB	L:S:1050 MIL:1450 MIL		(350)	8 MIL SPACING			66.00 MHz	12 19	
	AGP SB STB L	L:S:1050 MIL:1450 MIL		(350)	8 MIL SPACING			66.00 MHz	12 19	
	AGP FRAME L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19	
	AGP IRDY L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19	
AGP TRDY L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19		
PCI	PCI AD<31..0>	L:S:6000:12500				MIN DAISY CHAIN		33 MHz	9 12 17 18 26	
	PCI CBE<3..0>	L:S:6000:12500				MIN DAISY CHAIN		33 MHz	12 17 18 26	
	PCI FRAME L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	12 17 18 26 41	
	PCI IRDY L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	12 17 18 26 41	
	PCI TRDY L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	12 17 18 26 41	
	PCI DEVSEL L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	12 17 18 26 41	
	PCI STOP L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	12 17 18 26 41	
	PCI PAR	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	12 17 18 26 41	
	ULTRA ATA-100	ATA DATA<15..8>	L:S:710		(200)				100 MHZ	13 26
	ATA DATA<7>	US1.V1:RP19.3:600 MIL		(200)				100.0 MHz	13 26	
	ATA DATA<6..0>	L:S:600		(200)				100 MHZ	13 26	
	ATA ADDR<2..0>	L:S:650		(200)	NEED TO MATCH DELAY TO 250			100 MHZ	13 26	
	ATA RST L	L:S:400 MIL		(200)				100.0 MHz	13 26	
ATA DIOW L	L:S:400 MIL		(200)				100.0 MHz	13 26		
ATA DIOR L	L:S:600 MIL		(200)	10 MIL SPACING			100.0 MHz	13 26		
ATA DMACK L	L:S:400 MIL		(200)				100.0 MHz	13 26		
ATA CS0 L	L:S:500 MIL		(200)				100.0 MHz	13 26		
ATA CS1 L	L:S:500 MIL		(200)				100.0 MHz	13 26		
ATA DMAR0	L:S:400 MIL		(200)				100.0 MHz	13 26		
ATA IOCHRDY	L:S:600 MIL		(200)	10 MIL SPACING			100.0 MHz	13 26		
ATA INTRO	L:S:400 MIL		(200)				100.0 MHz	13 26		
ATA DATA<15..0>	L:S:5000:6500	7		(200)			100 MHZ	26		
ATA ADDR<2..0>	L:S:5000:6500	7		(200)			100 MHZ	26		
ATA RESET L	L:S:4000 MIL:6000 MIL		(200)	TOTAL UIDE+HD SKEW <500MIL			100.0 MHz	126		
ATA DIOW L	L:S:3000 MIL:5200 MIL		(200)				100.0 MHz	126		
ATA DIOR L	L:S:6100 MIL:6150 MIL		(200)	10 MIL SPACING			100.0 MHz	126		
ATA DMACK L	L:S:4500 MIL:6000 MIL		(200)				100.0 MHz	126		
ATA CS0 L	L:S:3000 MIL:6000 MIL		(200)				100.0 MHz	126		
ATA CS1 L	L:S:3000 MIL:6000 MIL		(200)				100.0 MHz	126		
ATA DMAR0	L:S:4500 MIL:6000 MIL		(200)				100.0 MHz	126		
ATA IOCHRDY	L:S:6200 MIL:6300 MIL		(200)	10 MIL SPACING			100.0 MHz	126		
ATA INTRO	L:S:3000 MIL:5000 MIL		(200)				100.0 MHz	126		
EIDE	ATA DATA<15..0>	L:S:7850						33 MHZ	13 26	
INTREPID	ATA ADDR<2..0>	L:S:7850						33 MHZ	13 26	
	EIDE CS0 L	L:S:7850 MIL						33.00 MHz	13 26	
	EIDE CS1 L	L:S:7850 MIL						33.00 MHz	13 26	
	EIDE RD L	L:S:500 MIL						33.00 MHz	13 26	
	EIDE WR L	L:S:500 MIL						33.00 MHz	13 26	
	EIDE IOCHRDY	L:S:500 MIL						33.00 MHz	13 26	
	EIDE INT	L:S:500 MIL						33.00 MHz	13 26	
	EIDE RST L	L:S:500 MIL						33.00 MHz	13 26	
	EIDE DMACK L	L:S:500 MIL						33.00 MHz	13 26	
	EIDE DMAR0	L:S:500 MIL						33.00 MHz	13 26	
OPTICAL	ATA OPTICAL DATA<15..0>	L:S:4000:6000						33 MHZ	26 41	
	ATA OPTICAL ADDR<2..0>	L:S:4000:6000						33 MHZ	26 41	
	ATA OPTICAL CS0 L	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL CS1 L	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL READ L	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL WR L	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL IOCHRDY	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL INT	L:S:5000 MIL:7000 MIL						33.00 MHz	126 41	
	ATA OPTICAL RST L	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL DMAACK L	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
	ATA OPTICAL DMA RQ	L:S:4500 MIL:6500 MIL						33.00 MHz	126 41	
ETHERNET MII	ENET LINK RXD<7..0>	L:S:8000:9000	7	(400)		(400)			13 28	
	ENET RX DV	L:S:8000 MIL:9000 MIL							13 28	
	ENET RX ER	L:S:8000 MIL:9000 MIL							13 28	
	ENET PHY TXD<7..0>	L:S:8000:9000	7	(400)		(400)			13 28	
	ENET LINK TXD<7..0>	L:S:600							13	
	ENET PHY TX ER	L:S:8000 MIL:9000 MIL							13 28	
	ENET LINK TX ER	L:S:400 MIL							13	
	ENET PHY TX EN	L:S:8000 MIL:9000 MIL							13 28	
	ENET LINK TX EN	L:S:400 MIL							13	
	ENET MDIO	L:S:8000 MIL:9000 MIL							13 28	
	ENET MDC	L:S:8000 MIL:9000 MIL							13 28	
	ENET COL	L:S:8000 MIL:9000 MIL							13 28	
	ENET CRS	L:S:8000 MIL:9000 MIL							13 28	
FIREWIRE MII	FW LINK DATA<7..0>	L:S:2700:3500	7	(400)		(400)			13 29	
	FW PHY DATA<7..0>	L:S:4700:5500	7	(400)		(400)			29	
	FW LINK CNTL<1..0>	L:S:9000:10000							13 29	
	FW PHY CNTL<1..0>	L:S:300							29	
	FW LINK LREQ	L:S:300 MIL							13	
	FW_PHY_LREQ	L:S:8500 MIL:9500 MIL							13 29	
	FW_PINT	L:S:8500 MIL:9500 MIL							13 29	

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

AGP SIDEBAND

AGP CONTROL

PCI

ULTRA ATA-100

EIDE

INTREPID

OPTICAL

ETHERNET MII

FIREWIRE MII

AGP BYTES 0-1

AGP BYTES 2-3

8					7					6					5					4					3					2					1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
POWER NET CONSTRAINTS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
D	MAIN/SLEEP				+24V PBUS					VOLTAGE=24V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					LTC1625 14V SWITCHER					1625 VIN					VOLTAGE=24V					MIN_LINE_WIDTH=10																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	JTAG ASIC TMS	TRUE		13 28
	JTAG ASIC TDI	TRUE		13
	JTAG ASIC TDO_TP	TRUE		13
	JTAG ASIC TCK	TRUE		13 28
	JTAG ASIC TRST L	TRUE		13 28
	CPU CHKSTP_OUT L	TRUE		5
	CPU SRESET L	TRUE		5
	CPU HRESET L	TRUE		5 6 7
	JTAG CPU TMS	TRUE		5 6
	JTAG CPU TDI	TRUE		5 6
	JTAG CPU TDO_TP	TRUE		5
	JTAG CPU TCK	TRUE		5 6
	JTAG CPU TRST L	TRUE		5 6
	INT JTAG TEI	TRUE		13
	INT TST MONIN_PD	TRUE		13
	INT TST MONOUT_TP	TRUE		13
	INT TST PLEN_PD	TRUE		13
	INT I2C CLK0	TRUE		6 11 13 24
	INT I2C DATA0	TRUE		6 11 13 24
	INT I2C CLK1	TRUE		13 14 24 25 27
INT I2C	INT I2C DATA1	TRUE		13 14 24 25 27
	+PBUS	TRUE		40
	+24V PBUS	TRUE		40
	GPU VCORE	TRUE		19 21 40
	1778_VFB	TRUE		21 40
	CPU VCORE SLEEP	TRUE		5 6 35 40
	VCORE_FB	TRUE		35 40
	+1.8V_MAIN	TRUE		40
	+2.5V_MAIN	TRUE		40
	+5V_MAIN	TRUE	2	40 41
	+5V_SLEEP	TRUE	2	40 41
	+3V_MAIN	TRUE	4	24 40
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
PWR/GND	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
CARDBUS DVI	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
LVDS	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
INVERTER	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
S-VIDEO	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
L1O	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	+3V_PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	NEC2 NEC_USB_DAM	TRUE			17 27 39
	NEC2 NEC_USB_DAP	TRUE			17 27 39
	NEC2 NEC_USB_DBM	TRUE			17 27 39
	NEC2 NEC_USB_DBP	TRUE			17 27 39
	NEC2 BT_USB_DM	TRUE			14 27 39
	NEC2 BT_USB_DP	TRUE			14 27 39
	NEC2 USB_TP4D_N	TRUE			14 24 39
	NEC2 USB_TP4D_P	TRUE			14 24 39
	NEC2 NEC_RUSB_PPON	TRUE			17 27
	NEC2 NEC_RUSB_OCI_UF	TRUE			17 27
RT. USB WIRELESS	NEC2 PCI_AD<0..31>	TRUE		1000	9 12 17 18 26 39
	NEC2 PCI_FRAME_L	TRUE		1000	12 17 18 26 39
	NEC2 PCI_TRDY_L	TRUE		1000	12 17 18 26 39
	NEC2 PCI_IRDY_L	TRUE		1000	12 17 18 26 39
	NEC2 PCI_DEVSEL_L	TRUE		1000	12 17 18 26 39
	NEC2 PCI_STOP_L	TRUE		1000	12 17 18 26 39
	NEC2 PCI_PAR	TRUE		1000	12 17 18 26 39
	NEC2 AIRPORT_PCI_REQ_L	TRUE		1000	12 26
	NEC2 AIRPORT_PCI_GNT_L	TRUE		1000	12 26
	NEC2 AIRPORT_PCI_INT_L	TRUE		1000	14 17 18 19 20 31
	NEC2 MAIN_RESET_L	TRUE		1000	12 26 37
	NEC2 CLK33M_AIRPORT	TRUE		1000	14 17 26 31
	NEC2 PMU_PME_L	TRUE		1000	9
	NEC2 ROM_ONBOARD_CS_L	TRUE		1000	9 12
	NEC2 ROM_OE_L	TRUE		1000	9 12
	NEC2 ROM_CS_L	TRUE		1000	9 12
	NEC2 ROM_RW_L	TRUE		1000	9 12
	NEC2 RF_DISABLE_L	TRUE		1000	26
	NEC2 AIRPORT_CLKRUN_L	TRUE		1000	26
	OPTICAL	NEC2 +3V_AIRPORT	TRUE	4	2000
NEC2		TRUE	6	1000	NEC2
TRACKPAD	NEC2 EIDE_OPTICAL_DATA<0..15>	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_DMA_RQ	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_READ_L	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_DMAACK_L	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_ADDR<0..2>	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_CS0_L	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_CS1_L	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_RST_L	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_WRL_L	TRUE		2000	26 39
	NEC2 EIDE_OPTICAL_IOCHRDY	TRUE		2000	26 39
MODEM/ SERIAL	NEC2 EIDE_OPTICAL_INT	TRUE		2000	26 39
	NEC2 +5V_TP4D_SLEEP	TRUE		3000	40
	NEC2 TP4D_F_TXD	TRUE		3000	
	NEC2 TP4D_F_RXD	TRUE		3000	
KEYBOARD	NEC2				
	NEC2 SOFT_PWR_ON_L	TRUE		3000	23 24 31 35
	NEC2 COMM_RESET_L	TRUE		4000	14 27
	NEC2 COMM_SHUTDOWN	TRUE		4000	
	NEC2 COMM_RING_DET_L	TRUE		4000	14 27 31
	NEC2 COMM_TXD_L	TRUE		4000	14 27
	NEC2 COMM_TRXC	TRUE		4000	14 27
	NEC2 COMM_GPIO_L	TRUE		4000	14 27
	NEC2 COMM_DTR_L	TRUE		4000	14 27
	NEC2 COMM_RTS_L	TRUE		4000	14 27
BATTERY	NEC2 COMM_RXD	TRUE		4000	14 27
	NEC2 KBD_ID	TRUE		3000	
	NEC2 KBD_INTL	TRUE		3000	24 31
	NEC2 KBD_JIS	TRUE		3000	
	NEC2 KBD_CAPSLOCK_LED	TRUE		3000	
	NEC2 KBD_NUMLOCK_LED	TRUE		3000	
	NEC2 KBD_FUNCTION_L			3000	24 31
	NEC2 KBD_COMMAND_L			3000	24 31
	NEC2 KBD_OPTION_L			3000	24 31
	NEC2 KBD_CONTROL_L			3000	24 31
FANS	NEC2 KBD_SHIFT_L			3000	24 31
	NEC2 KBD_X<0..9>			3000	24 31
	NEC2 KBD_Y<0..7>	TRUE		3000	
	NEC2 +BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000	32 40
	NEC2 BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000	32 40
	NEC2 BATT_CLK	TRUE		1000	32
ETHERNET	NEC2 BATT_DATA	TRUE		1000	32
	NEC2 PMU_BATT_DET_L	TRUE		1000	31 32
	NEC2 +FAN_PWR	TRUE		3000	
	NEC2 FAN1_TACH	TRUE		3000	27 40
	NEC2 FAN2_TACH	TRUE		3000	27
	NEC2 FAN1_GND	TRUE		3000	27
FIREWIRE	NEC2 FAN2_GND	TRUE		3000	40
	NEC2 MDI_P<0..3>	TRUE		1000	28 39
	NEC2 MDI_M<0..3>	TRUE		1000	28 39
	NEC2 FW_TP00P	TRUE		1000	29 30 39
	NEC2 FW_TP00N	TRUE		1000	29 30 39
	NEC2 FW_TP00R	TRUE		1000	30
	NEC2 FW_TP10P	TRUE		1000	29 30 39
	NEC2 FW_TP10N	TRUE		1000	29 30 39
	NEC2 +FW_VP0	TRUE		1000	30 40
	NEC2 FW_VGND	TRUE		1000	41

	8	7	6	5	4	3	2	1		
D	<div>REVISION HISTORY</div> <div>EVT2 RELEASE</div> <div>08/13/04 - 1. CHANGE EXT TMDS SWING RESISTORS TO 510 OHM (R869, R876), REMOVE SI_RESET PULL HIGH 2. CHANGE RGB SIGNAL INPEDENCE (R341, R342, R346, R456, R458, R462) 3. ADD 2 RESISTORS (NO STUFF) BETWEEN FAN_PWM AND FAN_PWM_L OF FAN1 AND FAN2 4. CHANGE 2 CAPS (C233, C803) TO IMPROVE FEEDBACK PROTECTION AND PBUS CURRENT LIMIT CIRCUIT 5. MODIFY CPU_VCORE VID AND CPU_VCORE SETTING</div> <div>08/16/04 - 1. MODIFY CPU_AVDD SETTING</div> <div>08/20/04 - 1. ADD TRACKPAD POWER +5V_TPAD CONTROL CIRCUIT</div> <div>09/01/04 - 1. CHANGE ALL FONTS INTO SMALL ONES</div> <div>09/02/04 - 1. MODIFT CPU_VCORE VID AND CPU_VCORE SEETING AGAIN 2. MODIFY CPU_AVDD SEETING AGAIN 3. CHANGE INT TMDS DAMPING RESISTERS (R760-R767) TO 0 OHM</div> <div>09/03/04 - 1. ADD MMM CIRCUIT, ARRANGE 2 INTREPID GPIOS FOR MM_FFIRQ_L, MM_SIRQ_L AND PULL UP RESISTORS R801, R802 2. ADD R803 BETWEEN DP6 AND DCDC_IN 3. ADD R804 AND SUPERCAP C692 ON +4_6V_BU 4. CHANGE TRACKPAD CONNECTOR J10 AND PIN OUT</div> <div>09/06/04 - 1. ADD EMI SOLUTION L12</div> <div>09/07/04 - 1. CHANGE TRACKPAD CONNECTOR PIN OUT</div> <div>09/08/04 - 1. ADD BATTERY CURRENT SENSOR CIRCUIT</div> <div>09/09/04 - 1. ADD EMI SOLUTION R816; ADD MMM RESET CIRCUIT</div> <div>09/10/04 - 1. MODIFY FIREWIRE PORT0 POWER CIRCUIT 2. ADD NET FROM BATTERY CURRENT SENSOR CIRCUIT TO PMU</div> <div>09/13/04 - 1. ADD CURRENT LIMITER R821 BETWEEN PMU(U29) AND U33 2. ADD PULL UP AND PULL DOWN RESISTORS FOR MMM SENSOR</div>									
	C	<div>DVT RELEASE</div> <div>09/27/04 - 1. ADD ST MMM SENSOR CIRCUIT</div> <div>10/14/04 - 2. ADD FIREWIRE POWER PROTECT CIRCUIT</div> <div>10/15/04 - 3. CHANGE EXT_TMDS TERMINAL RESISTERS AND V SWINING RESISTOR</div> <div>10/22/04 - 4. CHANGE FAN CONTROLLER FROM ADT7460 TO ADT7467</div> <div>11/02/04 - 5. CHANGE BBANG IC TO ATTINY2313</div>								
		B	<div>PVT RELEASE</div> <div>12/17/04 - 1. REMOVE ALL OPEN JUMPER</div> <div>12/17/04 - 2. SCHEMATIC RELEASE FOR PRODUCTION</div>							
A			<div>PVT RELEASE (REV C)</div> <div>02/11/05 - 1. CHANGE FW F3 TO 740S0018</div>							
	<div>PRODUCTION RELEASE (REV D)</div> <div>04/12/05 - 1. ADD MPU R1.4 2. CHANGE 88E1111 B1(338S0223) TO PRIMARY AND B0 (338S0079) TO SECONDARY</div>									
	<div>PRODUCTION RELEASE (REV E)</div> <div>08/24/05 - 1. ADD MPU R1.5 (337S3217 AND 337S3218)</div> <div>08/25/05 - 1. ADD 341S1792 (BOOTROM,4.9.1F3)</div>									
								<div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div> <div>II NOT TO REPRODUCE OR COPY IT</div> <div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div>		
<div>APPLE COMPUTER INC.</div>								<div>SIZE</div> <div>D</div>	<div>DRAWING NUMBER</div> <div>051-6680</div>	<div>REV.</div> <div>F</div>
								<div>SCALE</div> <div>NONE</div>	<div>SHT</div> <div>42</div>	<div>OF</div> <div>46</div>
	8	7	6	5	4	3	2	1		

[illegible]

[illegible]

